CLAIMS

What is claimed is:

1. A double-high memory system compatible with termination schemes for single-high memory systems comprising:

an interface for input and output of data;

a plurality of memory units configured in two rows; and

a transmission line coupling said plurality of memory units to said interface, wherein a double-high memory module is provided in a non-stacked arrangement.

- 2. The double-high memory module of Claim 1, further comprising a second transmission line connected to the first of two memory units that are coupled together via a third transmission line in a daisy chain configuration.
- 3. The double-high memory module of Claim 1, further comprising two separate equal length transmission lines, wherein each of said equal length transmission lines connects to one of two memory units.
- 4. The double-high memory module of Claim 1, wherein an impedance is situated between said connector and said two memory units.
- 5. The double-high memory module of Claim 3, wherein said two separate transmission lines are symmetrically configured and signal transmission is balanced on each of said transmission lines.
- 6. The double-high memory module of Claim 3, wherein each of said two substantially equal length transmission lines connects to one of two memory units.

- 7. The double-high memory module of Claim 4, wherein said impedance is a resistor.
- 8. The double-high memory module of Claim 4, wherein said impedance is a 22 ohm resistor.
- 9. The double-high memory system of Claim 1, wherein said memory modules are dual inline memory modules.
- 10. The double-high memory module of Claim 1, wherein said memory units are DDR SDRAM.
- 11. The double-high memory module of Claim 2, wherein said third transmission line is one inch in length.
- 12. A system comprising:
 - a bus controller;
 - a plurality of memory module connectors coupled to said bus controller;
 - a single-high memory module coupled to a first of said connectors;
 - a double-high memory module coupled to a second of said connectors;
 - said double-high memory module comprising:
 - an interface for input and output of data;
 - a plurality of memory units configured in two rows; and
- a transmission line coupling said plurality of memory units to said interface, wherein a double-high memory module is provided in a non-stacked arrangement.
- 13. The double-high memory module of Claim 12, further comprising a second transmission line connected to the first of two memory units that are coupled together via a third transmission line in a daisy chain configuration.

- 14. The double-high memory module of Claim 12, further comprising two separate equal length transmission lines, wherein each of said equal length transmission lines connects to one of two memory units.
- 15. The double-high memory module of Claim 12, wherein an impedance is situated between said connector and said two memory units.
- 16. The double-high memory module of Claim 14, wherein said two separate transmission lines are symmetrically configured and signal transmission is balanced on each of said transmission lines.
- 17. The double-high memory module of Claim 14, wherein each of two substantially equal length transmission lines connects to one of two memory units.
- 18. The double-high memory module of Claim 15, wherein said impedance is a resistor.
- 19. The double-high memory module of Claim 15, wherein said impedance is a 22 ohm resistor.
- 20. The double-high memory module of Claim 12, wherein said memory module is a dual inline memory module.
- 21. The double-high memory module of Claim 12, wherein said memory units are DDR SDRAM.
- 22. The double-high memory module of Claim 13, wherein said transmission line is one inch in length.

23. A method for operating a double-high memory system compatible with termination schemes for single-high memory systems comprising:

receiving data into an interface for input and output of data; and storing and retrieving data from a plurality of memory units configured in two rows, wherein

a transmission line couples said plurality of memory units to said interface, and wherein said double-high memory module is provided in a non-stacked arrangement.

- 24. The method of Claim 23, wherein a second transmission line is connected to the first of two memory units that are coupled together via a third transmission line in a daisy chain configuration.
- 25. The method of Claim 23, wherein each of two separate equal length transmission lines connects to one of two memory units.
- 26. The method Claim 23, wherein an impedance is situated between said interface and said two memory units.
- 27. The method of Claim 25, wherein said two separate transmission lines are symmetrically configured and signal transmission is balanced on each of said transmission lines.
- 28. The method of Claim 25, wherein each of two substantially equal length transmission lines connects to one of two memory units.
- 29. The method of Claim 26, wherein said impedance is a resistor.
- 30. The method of Claim 26, wherein said impedance is a 22 ohm resistor.

- 31. The method of Claim 23, wherein said memory module is a dual inline memory module.
- 32. The method of Claim 23, wherein said memory units are DDR SDRAM.
- 33. The method of Claim 24, wherein said transmission line is one inch in length.